

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Date: December 2, 2004


Erica L. Farlow

## 1

This Information Disclosure Statement is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that these references indeed constitute prior art.

This Information Disclosure Statement is being filed after the mailing date of a first Office Action. Accordingly, applicants are including a check in the amount of \$180.00 for the fee due in connection with the filing of this Information Disclosure Statement. However, if it is determined that any additional fees are due, the Commissioner is hereby authorized to charge such fees or credit any overpayment to Deposit Account 50-1351 (Order No. NVIDP234).

Respectfully submitted,  
Zilka-Kotab, PC



Kevin J. Zilka  
Reg. No. 41,429

P.O. Box 721120  
San Jose, CA 95172-1120  
Telephone: (408) 971-2573



<b>Information Disclosure Statement By Applicant</b>  (Use Several Sheets if Necessary)	Atty. Docket No. NVIDP234/P000825	Application No.: 10/633,004
	Applicant: Singh et al. Filing Date: 7/31/2003	Group Art Unit: 2811

#### U.S. Patent Documents

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub-class	Filing Date
	A						
	B						
	C						
	D						
	E						
	F						
	G						
	H						
	I						
	J						
	K						
	L						
	M						
	N						
	O						
	P						
	Q						
	R						
	S						
	T						
	U						

#### Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	V	Horng, Tzyy-Sheng, "A Rigorous Study of Wire-Bonding and Via-Hole Effects on GaAs Field Effect Transistors", IEEE MTT-S Digest, 1995
	W	
	X	
Examiner		Date Considered

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.